- Dual Independent FIFOs Organized as:

64 Words by 1 Bit Each - SN74ACT2226
256 Words by 1 Bit Each - SN74ACT2228

- Free-Running Read and Write Clocks Can Be Asynchronous or Coincident on Each FIFO
- Input-Ready Flags Synchronized to Write Clocks
- Output-Ready Flags Synchronized to Read Clocks
- Half-Full and Almost-Full/Almost-Empty Flags
- Support Clock Frequencies up to 22 MHz
- Access Times of 20 ns
- Low-Power Advanced CMOS Technology
- Packaged in 24-Pin Small-Outline Integrated-Circuit Package


## description

The SN74ACT2226 and SN74ACT2228 are dual FIFOs suited for a wide range of serial-data buffering applications, including elastic stores for frequencies up to T2 telecommunication rates. Each FIFO on the chip is arranged as $64 \times 1$ (SN74ACT2226) or $256 \times 1$ (SN74ACT2228) and has control signals and status flags for independent operation. Output flags for each FIFO include input ready (1IR or 2IR), output ready (1OR or 2OR), half full ( 1 HF or 2 HF ), and almost full/almost empty ( $1 \mathrm{AF} / \mathrm{AE}$ or $2 \mathrm{AF} / \mathrm{AE}$ ).

Serial data is written into a FIFO on the low-to-high transition of the write-clock (1WRTCLK or 2WRTCLK) input when the write-enable (1WRTEN or 2WRTEN) input and input-ready flag (1IR or 2IR) output are both high. Serial data is read from a FIFO on the low-to-high transition of the read-clock (1RDCLK or 2RDCLK) input when the read-enable (1RDEN or 2RDEN) input and output-ready flag (1OR or 2OR) output are both high. The read and write clocks of a FIFO can be asynchronous to one another.
Each input-ready flag (1IR or 2IR) is synchronized by two flip-flop stages to its write clock (1WRTCLK or 2WRTCLK), and each output-ready flag (1OR or 2OR) is synchronized by three flip-flop stages to its read clock (1RDCLK or 2RDCLK). This multistage synchronization ensures reliable flag-output states when data is written and read asynchronously.
A half-full flag ( 1 HF or 2 HF ) is high when the number of bits stored in its FIFO is greater than or equal to half the depth of the FIFO. An almost-full/almost-empty flag (1AF/AE or 2AF/AE) is high when eight or fewer bits are stored in its FIFO and when eight or fewer empty locations are left in the FIFO. A bit present on the data output is not stored in the FIFO.
The SN74ACT2226 and SN74ACT2228 are characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
For more information on this device family, see the application report FIFOs With a Word Width of One Bit (literature number SCAA006).

## logic symbols $\dagger$


† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## SN74ACT2226 functional block diagram (each FIFO)



SN74ACT2228 functional block diagram (each FIFO)


Terminal Functions

| TERMINAL |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| $\begin{aligned} & \hline 1 \mathrm{AF} / \mathrm{AE} \\ & 2 \mathrm{AF} / \mathrm{AE} \end{aligned}$ | $\begin{gathered} \hline 2 \\ 14 \end{gathered}$ | O | Almost-full/almost-empty flag. AF/AE is high when the memory is eight locations or less from a full or empty state. AF/AE is set high after reset. |
| $\begin{aligned} & \hline 1 \mathrm{D} \\ & 2 \mathrm{D} \end{aligned}$ | $\begin{gathered} \hline 6 \\ 18 \end{gathered}$ | I | Data input |
| GND | 7 |  | Ground |
| $\begin{aligned} & \hline 1 \mathrm{HF} \\ & 2 \mathrm{HF} \end{aligned}$ | $\begin{gathered} \hline 1 \\ 13 \end{gathered}$ | 0 | Half-full flag. HF is high when the number of bits stored in memory is greater than or equal to half the FIFO depth. HF is set low after reset. |
| $\begin{aligned} & 1 / R \\ & 2 I R \end{aligned}$ | $\begin{gathered} 5 \\ 17 \end{gathered}$ | 0 | Input-ready flag. IR is synchronized to the low-to-high transition of WRTCLK. When IR is low, the FIFO is full and writes are disabled. IR is set low during reset and is set high on the second low-to-high transition of WRTCLK after reset. |
| $\begin{aligned} & 10 R \\ & 20 R \end{aligned}$ | $\begin{aligned} & 22 \\ & 10 \end{aligned}$ | 0 | Output-ready flag. OR is synchronized to the low-to-high transition of RDCLK. When OR is low, the FIFO is empty and reads are disabled. Ready data is present on the data output when OR is high. OR is set low during reset and set high on the third low-to-high transition of RDCLK after the first word is loaded to empty memory. |
| $\begin{aligned} & 1 \mathrm{Q} \\ & 2 \mathrm{Q} \end{aligned}$ | $\begin{gathered} \hline 21 \\ 9 \end{gathered}$ | 0 | Data outputs. After the first valid write to empty memory, the first bit is output on the third rising edge of RDCLK. OR for the FIFO is asserted high to indicate ready data. |
| 1RDCLK 2RDCLK | $\begin{aligned} & 24 \\ & 12 \end{aligned}$ | 1 | Read clock. RDCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of RDCLK reads data from memory when the FIFO RDEN and OR are high. OR is synchronous with the low-to-high transition of RDCLK. |
| $\begin{aligned} & \hline \text { 1RDEN } \\ & \text { 2RDEN } \end{aligned}$ | $\begin{aligned} & \hline 23 \\ & 11 \end{aligned}$ | 1 | Read enable. When the RDEN and OR of a FIFO are high, data is read from the FIFO on the low-to-high transition of RDCLK. |
| $\begin{aligned} & 1 \overline{\text { RESET }} \\ & 2 \overline{\text { RESET }} \end{aligned}$ | $\begin{gathered} 8 \\ 20 \end{gathered}$ | 1 | Reset. To reset the FIFO, four low-to-high transitions of RDCLK and four low-to-high transitions of WRTCLK must occur while RESET is low. This sets HF, IR, and OR low and AF/AE high. Before it is used, a FIFO must be reset after power up. |
| $\mathrm{V}_{\mathrm{CC}}$ | 19 |  | Supply voltage |
| 1WRTCLK 2WRTCLK | $\begin{gathered} 3 \\ 15 \end{gathered}$ | 1 | Write clock. WRTCLK is a continuous clock and can be independent of any other clock on the device. A low-to-high transition of WRTCLK writes data to memory when WRTEN and IR are high. IR is synchronous with the low-to-high transition of WRTCLK. |
| 1WRTEN <br> 2WRTEN | $\begin{gathered} \hline 4 \\ 16 \end{gathered}$ | 1 | Write enable. When WRTEN and IR are high, data is written to the FIFO on a low-to-high transition of WRTCLK. |



Figure 1. FIFO Reset


DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |
| :---: | :---: | :---: | :---: |
|  | A | B | C |
| SN74ACT2226 | B33 | B57 | B65 |
| SN74ACT2228 | B129 | B249 | B257 |

Figure 2. FIFO Write

DATA BIT NUMBER BASED ON FIFO DEPTH

| DEVICE | DATA BIT |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D | E | F |
| SN74ACT2226 | B33 | B34 | B56 | B57 | B64 | B65 |
| SN74ACT2228 | B129 | B130 | B248 | B249 | B256 | B257 |

Figure 3. FIFO Read

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

$$
\begin{aligned}
& \text { Continuous current through } \mathrm{V}_{\mathrm{CC}} \text { or GND ............................................................ } \pm 200 \mathrm{~mA} \\
& \text { Package thermal impedance, } \theta_{\mathrm{JA}} \text { (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 81^{\circ} \mathrm{C} / \mathrm{W}
\end{aligned}
$$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output voltage ratings may be exceeded provided that the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 | V |
| ${ }^{\mathrm{O}}$ | High-level output current | Q outputs, flags |  | -8 | mA |
|  | Low-level output current | Q outputs |  | 16 | mA |
| IOL | Low-level out | Flags |  | 8 | mA |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\ddagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOH}=-8 \mathrm{~mA}$ |  | 2.4 |  |  | V |
| VOL | Flags | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=8 \mathrm{~mA}$ |  |  |  | 0.5 | V |
|  | Q outputs | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  |  | 0.5 |  |
| I |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| IOZ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ or 0 |  |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| ICC |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ or 0 |  |  |  |  | 400 | $\mu \mathrm{A}$ |
| $\Delta_{\mathrm{l}} \mathrm{CC}^{\S}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, | One input at 3.4 V | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 1 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{\mathrm{I}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{C}_{0}$ |  | $\mathrm{V}_{\mathrm{O}}=0$, | $\mathrm{f}=1 \mathrm{MHz}$ |  |  | 8 |  | pF |

[^0]timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 through 3)

|  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Clock frequency |  | 22 | MHz |
| Pulse duration | 1WRTCLK, 2WRTCLK high or low | 15 | ns |
|  | 1RDCLK, 2RDCLK high or low | 15 |  |
| Setup time | 1D before 1WRTCLK $\uparrow$ and 2D before 2WRTCLK $\uparrow$ | 6 | ns |
|  | 1WRTEN before 1WRTCLK $\uparrow$ and 2WRTEN before 2WRTCLK $\uparrow$ | 6 |  |
|  | 1RDEN before 1RDCLK $\uparrow$ and 2RDEN before 2RDCLK $\uparrow$ | 6 |  |
|  | $1 \overline{\mathrm{RESET}}$ low before 1WRTCLK $\uparrow$ and 2 $\overline{\mathrm{RESET}}$ low before 2WRTCLK $\uparrow \dagger$ | 6 |  |
|  | 1弐ESET low before 1RDCLK $\uparrow$ and $2 \overline{\text { RESET }}$ low before 2RDCLK $\uparrow \dagger$ | 6 |  |
| Hold time | 1D after 1WRTCLK $\uparrow$ and 2D after 2WRTCLK $\uparrow$ | 0 | ns |
|  | 1WRTEN after 1WRTCLK $\uparrow$ and 2WRTEN after 2WRTCLK $\uparrow$ | 0 |  |
|  | 1RDEN after 1RDCLK $\uparrow$ and 2RDEN after 2RDCLK $\uparrow$ | 0 |  |
|  | 1曲ESET low after 1WRTCLK $\uparrow$ and 2 $\overline{\text { RESET }}$ low after 2WRTCLK $\uparrow \dagger$ | 6 |  |
|  | $1 \overline{\mathrm{RESET}}$ low after 1RDCLK $\uparrow$ and $2 \overline{\mathrm{RESET}}$ low after 2RDCLK $\uparrow \dagger$ | 6 |  |

$\dagger$ Requirement to count the clock edge as one of at least four needed to reset a FIFO
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 4)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {max }}$ | 1WRTCLK, 2WRTCLK, or 1RDCLK, 2RDCLK |  | 22 |  | MHz |
| tpd | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1Q, 2Q | 2 | 20 | ns |
|  | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1IR, 2IR | 1 | 20 |  |
|  | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ | 1OR, 2OR | 1 | 20 |  |
|  | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1AF/AE, 2AF/AE | 3 | 20 |  |
|  | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ |  | 3 | 20 |  |
| tPLH | 1WRTCLK $\uparrow$, 2WRTCLK $\uparrow$ | 1HF, 2HF | 2 | 20 | ns |
| tPHL | 1RDCLK $\uparrow$, 2RDCLK $\uparrow$ |  | 3 | 20 |  |
| tPLH | 1 $\overline{\mathrm{RESET}}, 2 \overline{\mathrm{RESET}}$ Iow | 1AF/AE, 2AF/AE | 1 | 20 | ns |
| tPHL |  | 1HF, 2HF | 1 | 20 |  |

## PARAMETER MEASUREMENT INFORMATION



| PARAMETER |  | S1 |
| :---: | :---: | :---: |
| ten | tPZH | Open |
|  | tPZL | Closed |
| ${ }^{\text {d }}$ dis | tPHZ | Open |
|  | tPLZ | Closed |
| $t_{\text {pd }}$ | tPLH | Open |
|  | tPHL | Open |



NOTE A: $C_{L}$ includes probe and jig capacitance.
Figure 4. Load Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS

## SINGLE FIFO SUPPLY CURRENT

VS
CLOCK FREQUENCY


Figure 5

## calculating power dissipation

Data for Figure 5 is taken with one FIFO active and one FIFO idle on the device. The active FIFO has both writes and reads enabled with its read clock (RDCLK) and write clock (WRTCLK) operating at the rate specified by $\mathrm{f}_{\text {clock }}$. The data input rate and data output rate are half the $\mathrm{f}_{\text {clock }}$ rate, and the data output is disconnected. A close approximation of the total device power can be found by using Figure 5, determining the capacitive load on the data output and determining the number of SN74ACT2226/2228 inputs driven by TTL high levels.
With $\mathrm{I}_{\mathrm{CC}(\mathrm{f})}$ taken from Figure 5, the maximum power dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)$ of one FIFO on the SN74ACT2226 or SN74ACT2228 can be calculated by:

$$
\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \times\left[\mathrm{I}_{\mathrm{CC}(\mathrm{f})}+\left(\mathrm{N} \times \Delta \mathrm{I}_{\mathrm{CC}} \times \mathrm{dc}\right)\right]+\left(\mathrm{C}_{\mathrm{L}} \times \mathrm{V}_{\mathrm{CC}}{ }^{2} \times \mathrm{f}_{\mathrm{O}}\right)
$$

where:
$\mathrm{N}=$ number of inputs driven by TTL levels
$\Delta^{\mathrm{I}} \mathrm{CC}=$ increase in power-supply current for each input at a TTL high level
dc $=$ duty cycle of inputs at a TTL high level of 3.4 V
$C_{L}=$ output capacitive load
$\mathrm{f}_{0}=$ switching frequency of an output

## APPLICATION INFORMATION

An example of concentrating two independent serial-data signals into a single composite data signal with the use of an SN74ACT2226 or SN74ACT2228 device is shown in Figure 6. The input data to the FIFOs share the same average (mean) frequency and the mean frequency of the SYS_CLOCK is greater than or equal to the sum of the individual mean input rates. A single-bit FIFO is needed for each additional input data signal that is time-division multiplexed into the composite signal.
The FIFO memories provide a buffer to absorb clock jitter generated by the transmission systems of incoming signals and synchronize the phase-independent inputs to one another. FIFO half-full (HF) flags are used to signal the multiplexer to start fetching data from the buffers. The state of the flags also can be used to indicate when a FIFO read should be suppressed to regulate the output flow (pulse-stuffing control). The FIFO almost-full/almost-empty (AF/AE) flags can be used in place of the half-full flags to reduce transmission delay.


Figure 6. Time-Division Multiplexing Using the SN74ACT2226 or SN74ACT2228

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package <br> Type | Package <br> Drawing | Pins Package <br> Qty | Eco Plan ${ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74ACT2226DW | ACTIVE | SOIC | DW | 24 | 25 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT2226DWR | ACTIVE | SOIC | DW | 24 | 2000 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT2228DW | ACTIVE | SOIC | DW | 24 | 25 |  <br> no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ACT2228DWR | ACTIVE | SOIC | DW | 24 | 2000 |  <br> no Sb/Br) $)$ | CU NIPDAU | Level-1-260C-UNLIM |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathrm{Br}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DW (R-PDSO-G24)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AD.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of Tl products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. Tl is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

## Applications

| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| :--- | :--- | :--- | :--- |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| Low Power Wireless | www.ti.com/lpw | Telephony | www.ti.com/telephony |
|  |  | Video \& Imaging | www.ti.com/video |
|  | Wireless | www.ti.com/wireless |  |

[^1]Copyright © 2006, Texas Instruments Incorporated

000 «ниоКРсистемс» - это оперативные поставки широкого спектра электронных компонентов отечественного и импортного производства напрямую от производителей и с крупнейших мировых складов. Реализуемая нашей компанией продукция насчитывает более полумиллиона наименований.

Благодаря этому наша компания предлагает к поставке практически не ограниченный ассортимент компонентов как оптовыми, мелкооптовыми партиями, так и в розницу.

Благодаря развитой сети поставщиков, помогаем в поиске и приобретении экзотичных или снятых с производства компонентов.

Наша компания это:

- Гарантия качества поставляемой продукции
- Широкий ассортимент
- Минимальные сроки поставок
- Техническая поддержка
- Подбор комплектации
- Индивидуальный подход
- Гибкое ценообразование
- Работаем по 275 ФЗ


[^0]:    $\ddagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    § This is the supply current when each input is at one of the specified $T T L$ voltage levels rather than 0 V or $\mathrm{V}_{\mathrm{CC}}$.

[^1]:    Mailing Address: Texas Instruments
    Post Office Box 655303 Dallas, Texas 75265

